
SLLS022C - JUNE 1986 - REVISED MAY 1998

- 8-Channel Bidirectional Transceiver
- Designed to Implement Control Bus Interface
- Designed for Multiple-Controller Systems
- High-Speed Advanced Low-Power Schottky Circuitry
- Low-Power Dissipation ... 46 mW Max Per Channel
- Fast Propagation Times . . . 20 ns Max
- High-Impedance pnp Inputs
- Receiver Hysteresis ... 650 mV Typ
- Bus-Terminating Resistors Provided on Driver Outputs
- No Loading of Bus When Device Is Powered Down (V<sub>CC</sub> = 0)
- Power-Up/Power-Down Protection (Glitch Free)



NC - No internal connection

### NOT RECOMMENDED FOR NEW DESIGNS

### description

The SN75ALS164 eight-channel general-purpose interface bus transceiver is a monolithic, high-speed, advanced low-power Schottky device designed to meet the requirements of IEEE Standard 488-1978. Each transceiver is designed to provide the bus-management and data-transfer signals between operating units of a multiple-controller instrumentation system. When combined with the SN75ALS160 octal bus transceiver, the SN75ALS164 provides the complete 16-wire interface for the IEEE 488 bus.

The SN75ALS164 features eight driver-receiver pairs connected in a front-to-back configuration to form input/output (I/O) ports at both the bus and terminal sides. All outputs are disabled (at the high-impedance state) during  $V_{CC}$  power-up and power-down transitions for glitch-free operation. The direction of data flow through these driver-receiver pairs is determined by the DC, TE, and SC enable signals. The SN75ALS164 is identical to the SN75ALS162 with the addition of an OR gate to help simplify board layouts in several popular applications. The ATN and EOI signals are ORed to provide the ATN + EOI output, which is a standard totem-pole output.

The driver outputs (GPIB I/O ports) feature active bus-terminating resistor circuits designed to provide a high impedance to the bus when supply voltage  $V_{CC}$  is 0. The drivers are designed to handle loads up to 48 mA of sink current. Each receiver features pnp transistor inputs for high input impedance and hysteresis of 400 mV minimum for increased noise immunity. All receivers have 3-state outputs that present a high impedance to the terminal when disabled.

The SN75ALS164 is characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1998, Texas Instruments Incorporated

#### SLLS022C - JUNE 1986 - REVISED MAY 1998

| CHANNEL IDENTIFICATION TABLE    |   |                   |  |  |  |  |  |  |
|---------------------------------|---|-------------------|--|--|--|--|--|--|
| NAME                            | IDENTITY  | CLASS             |  |  |  |  |  |  |
| DC<br>TE<br>SC                  | Direction-Control<br>Talk-Enable<br>System Control                                  | Control           |  |  |  |  |  |  |
| ATN<br>SRQ<br>REN<br>IFC<br>EOI | Attention<br>Service Request<br>Remote Enable<br>Interface Clear<br>End or Identity | Bus<br>Management |  |  |  |  |  |  |
| ATN+EOI                         | ATN Logical or EOI  | Logic             |  |  |  |  |  |  |
| DAV<br>NDAC<br>NRFD             | Data Valid<br>No Data Accepted<br>Not Ready for Data                                | Data<br>Transfer  |  |  |  |  |  |  |

#### CHANNEL IDENTIFICATION TABLE

#### **Function Tables**

### **RECEIVE/TRANSMIT FUNCTION TABLE**

|    | CONT | ROLS |                  |                  | BUS-MANAG |            | DATA-TR  | ANSFER CH | ANNELS |              |      |
|----|------|------|------------------|------------------|-----------|------------|----------|-----------|--------|--------------|------|
| SC | DC   | TE   | ATN <sup>†</sup> | ATN <sup>†</sup> | SRQ       | REN        | IFC      | EOI       | DAV    | NDAC         | NRFD |
|    |      |      |                  | (controll        | ed by DC) | (controlle | d by SC) |           | (co    | ontrolled by | TE)  |
|    | Н    | Н    | Н                | R                | т         |            |          | Т         | т      | R            | D    |
|    | Н    | Н    | L                | R I              |           |            |          | R         |        | ĸ            | R    |
|    | L    | L    | Н                | т                | R         |            |          | R         | R      | т            | т    |
|    | L    | L    | L                | I                | ĸ         |            |          | Т         | ĸ      | I            | I    |
|    | н    | L    | Х                | R                | Т         |            |          | R         | R      | Т            | Т    |
|    | L    | Н    | Х                | Т                | R         |            |          | Т         | Т      | R            | R    |
| Н  |      |      |                  |                  |           | Т          | Т        |           |        |              |      |
| L  |      |      |                  |                  |           | R          | R        |           |        |              |      |

H = high level, L = low level, R = receive, T = transmit, X = irrelevant


Direction of data transmission is from the terminal side to the bus side, and the direction of data receiving is from the bus side to the terminal side. Data transfer is noninverting in both directions.


<sup>†</sup> ATN is a normal transceiver channel that functions additionally as an internal direction control or talk enable for EOI when the DC and TE inputs are in the same state. When DC and TE are in opposite states, the ATN channel functions as an independent transceiver only.

#### ATN + EOI FUNCTION TABLE

| ſ | INP | UTS | OUTPUT    |
|---|-----|-----|-----------|
|   | ATN | EOI | ATN + EOI |
| ſ | Н   | Х   | Н         |
|   | Х   | Н   | н         |
|   | L   | L   | L         |








<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


 $\nabla$  Designates 3-state outputs

 $\oplus$  Designates passive-pullup outputs



SLLS022C – JUNE 1986 – REVISED MAY 1998

## schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

| Supply voltage, V <sub>CC</sub> (see Note 1)  |                 |
|---|-----------------|
| Input voltage   | 5.5 V           |
| Low-level driver output current   | 100 mA          |
| Package thermal impedance, $\theta_{JA}$ (see Note 2)   | 81°C/W          |
| Storage temperature range, T <sub>stg</sub><br>Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds | – 65°C to 150°C |
| Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds  | 260°C           |

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to network ground terminal.

2. The package thermal impedance is calculated in accordance with JESD 51.



## recommended operating conditions

|                                   |                                | MIN | NOM  | MAX   | UNIT |  |
|-----------------------------------|--------------------------------|-----|------|-------|------|--|
| Supply voltage, V <sub>CC</sub>   | 4.75                           | 5   | 5.25 | V     |      |  |
| High-level input voltage, VIH     |                                | 2   |      |       | V    |  |
| Low-level input voltage, VIL      |                                |     |      | 0.8   | V    |  |
|                                   | Bus ports with 3-state outputs |     |      | - 5.2 | mA   |  |
| High-level output current, IOH    | Terminal ports                 |     |      | - 800 |      |  |
|                                   | ATN + EOI                      |     |      | - 400 | μA   |  |
|                                   | Bus ports                      |     |      | 48    |      |  |
| Low-level output current, IOL     | Terminal ports                 |     |      | 16    | mA   |  |
|                                   | ATN + EOI                      |     | 4    |       |      |  |
| Operating free-air temperature, T | 0                              |     | 70   | °C    |      |  |

## electrical characteristics over recommended supply-voltage and operating free-air temperature ranges (unless otherwise noted)

|                              | PARAMETER                                       |                  | TES                        | TEST CONDITIONS                         |      |       | MAX            | UNIT |  |
|------------------------------|---|------------------|----------------------------|---|------|-------|----------------|------|--|
| VIK                          | Input clamp voltage                             |                  | l <sub>l</sub> = –18 mA    |   |      | - 0.8 | -1.5           | V    |  |
| V <sub>hys</sub>             | Hysteresis (V <sub>T+</sub> – V <sub>T–</sub> ) | Bus              |                            |   | 0.4  | 0.65  |                | V    |  |
|                              |   | Terminal         | I <sub>OH</sub> = - 800 μA |   |      | 3.5   |                |      |  |
| <sup>v</sup> он <sup>‡</sup> | High-level output voltage                       | Bus              | $I_{OH} = -5.2 \text{ mA}$ |   | 2.5  | 3.3   |                | V    |  |
|                              |   | ATN+EOI          | I <sub>OH</sub> = - 400 μA | 2.7                                     |      |       |                |      |  |
|                              |   | Terminal         | I <sub>OL</sub> = 16 mA    |   |      | 0.3   | 0.5            |      |  |
| V <sub>OL</sub>              | Low-level output voltage                        | Bus              | I <sub>OL</sub> = 48 mA    |   |      | 0.35  | 0.5            | V    |  |
|                              |   | ATN+EOI          | I <sub>OL</sub> = 4 mA     |   |      |       | 0.4            |      |  |
| 1.                           | Input current at maximum input                  | Terminal§        | VI = 5.5 V                 |   |      | 0.2   | 100            | μA   |  |
| 1                            | voltage   | ATN, EOI         | V <sub>I</sub> = 5.5 V     |   |      |       | 200            | μΑ   |  |
| IIH High-level input current | High-level input current                        | Terminal control | VI = 2.7 V                 |   |      | 0.1   | 20             | μA   |  |
|                              |   | ATN, EOI         | V <sub>I</sub> = 2.7 V     |   |      | 40    |                |      |  |
| lil Fow                      | Low-level input current                         | Terminal control | V <sub>I</sub> = 0.5 V     |   | -10  | -100  | μA             |      |  |
|                              |   | ATN, EOI         | VI = 0.5 V                 |   |      | - 500 |                |      |  |
| Music                        | Voltage at bus port                             |                  | Driver disabled            |   | 2.5  | 3.0   | 3.7            | V    |  |
| VI/O(bus)                    | voltage at bus port                             |                  | Driver disabled            | $I_{I(bus)} = -12 \text{ mA}$           |      |       | -1.5           | v    |  |
|                              |   |                  |                            | $V_{I(bus)} = -1.5 V \text{ to } 0.4 V$ | -1.3 |       |                | mA   |  |
|                              |   |                  |                            | V <sub>I(bus)</sub> = 0.4 V to 2.5 V    | 0    |       | - 3.2          |      |  |
| II/O(bus)                    | Current into bus port                           | Power on         | Driver disabled            | $V_{I(bus)}$ = 2.5 V to 3.7 V           |      |       | + 2.5<br>- 3.2 |      |  |
| ( ,                          |   |                  |                            | V <sub>I(bus)</sub> = 3.7 V to 5 V      | 0    |       | 2.5            |      |  |
|                              |   |                  |                            | V <sub>I(bus)</sub> = 5 V to 5.5 V      | 0.7  |       | 2.5            |      |  |
|                              |   | Power off        | $V_{CC} = 0,$              | V <sub>I(bus)</sub> = 0 to 2.5 V        |      |       | - 40           | μA   |  |
|                              |   | Terminal         |                            |   | -15  | - 35  | - 75           |      |  |
| los                          | Short-circuit output current                    | Bus              |                            |   | - 25 | - 50  | -125           | mA   |  |
|                              |   | ATN + EOI        |                            |   | -10  |       | -100           |      |  |
| ICC                          | Supply current                                  |                  | No load,                   | TE, DC, and SC low                      |      | 55    | 75             | mA   |  |
| C <sub>I/O(bus)</sub>        | Bus-port capacitance                            |                  | $V_{CC} = 0$ to 5 V,       | $V_{I/O} = 0$ to 2 V, f = 1 MHz         |      | 30    |                | pF   |  |

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . <sup>‡</sup>  $V_{OH}$  applies for 3-state outputs only. § Except ATN and EOI terminals.




SLLS022C - JUNE 1986 - REVISED MAY 1998

# switching characteristics over recommended operating free-air temperature range, $V_{CC} = 5 V$

|                  | PARAMETER  | FROM<br>(INPUT)                    | TO<br>(OUTPUT)        | TEST<br>CONDITIONS                      | MIN | ТҮР | МАХ | UNIT |
|------------------|--|------------------------------------|-----------------------|---|-----|-----|-----|------|
| <sup>t</sup> PLH | Propagation delay time, low-to-high-level output | Terminal                           | Bus                   | C <sub>L</sub> = 30 pF,                 |     | 10  | 20  | ns   |
| <sup>t</sup> PHL | Propagation delay time, high-to-low-level output | Terminal                           | Bus                   | See Figure 1                            |     | 12  | 20  | 115  |
| <sup>t</sup> PLH | Propagation delay time, low-to-high-level output | Bus                                | Terminal              | C <sub>L</sub> = 30 pF,                 |     | 5   | 10  | 20   |
| <sup>t</sup> PHL | Propagation delay time, high-to-low-level output | Bus                                | Terminal              | See Figure 2                            |     | 7   | 14  | ns   |
| <sup>t</sup> PLH | Propagation delay time, low-to-high-level output | Terminal ATN<br>or<br>Terminal EOI | ATN+EOI               | C <sub>L</sub> = 15 pF,<br>See Figure 3 |     | 3.5 | 10  | ns   |
| <sup>t</sup> PHL | Propagation delay time, high-to-low-level output | Terminal ATN<br>or<br>Terminal EOI | ATN+EOI               | C <sub>L</sub> = 15 pF,<br>See Figure 3 |     | 7   | 15  | ns   |
| <sup>t</sup> PZH | Output enable time to high level                 |                                    |                       |   |     |     | 30  |      |
| <sup>t</sup> PHZ | Output disable time from high level              | TE, DC, or SC                      | Bus (ATN, EOI,        | C <sub>L</sub> = 15 pF,                 |     |     | 20  | 20   |
| t <sub>PZL</sub> | Output enable time to low level                  | TE, DC, 01 3C                      | REN, IFC, and<br>DAV) | See Figure 4                            |     |     | 45  | ns   |
| t <sub>PLZ</sub> | Output disable time from low level               |                                    | ,                     |   |     |     | 20  |      |
| <sup>t</sup> PZH | Output enable time to high level                 |                                    |                       |   |     |     | 30  | ns   |
| <sup>t</sup> PHZ | Output disable time from high level              | TE, DC, or SC                      | Terminal              | C <sub>L</sub> = 15 pF,                 |     |     | 25  |      |
| <sup>t</sup> PZL | Output enable time to low level                  | 1E, DC, 015C                       | renninai              | See Figure 5                            |     |     | 30  |      |
| <sup>t</sup> PLZ | Output disable time from low level               |                                    |                       |   |     |     | 25  |      |








- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle, t<sub>f</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  6 ns, Z<sub>O</sub> = 50  $\Omega$ .

Figure 1. Terminal-to-Bus Load Circuit and Voltage Waveforms




- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle, t<sub>r</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  6 ns, Z<sub>O</sub> = 50  $\Omega$ .





SLLS022C - JUNE 1986 - REVISED MAY 1998




## PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance. B. All diodes are 1N916 or 1N3064

### Figure 3. ATN + EOI Load Circuit and Voltage Waveforms





## PARAMETER MEASUREMENT INFORMATION


#### **VOLTAGE WAVEFORMS**

- NOTES: A.  $C_L$  includes probe and jig capacitance.
  - B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle, t<sub>f</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  8 ns, t<sub>f</sub>  $\leq$  8

### Figure 4. Bus Load Circuit and Voltage Waveforms



SLLS022C - JUNE 1986 - REVISED MAY 1998



## PARAMETER MEASUREMENT INFORMATION


#### **VOLTAGE WAVEFORMS**

- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle, t<sub>f</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  6 ns, Z<sub>O</sub> = 50  $\Omega$ .

#### Figure 5. Terminal Load Circuit and Voltage Waveforms




SLLS022C - JUNE 1986 - REVISED MAY 1998



## **TYPICAL CHARACTERISTICS**







## **PACKAGING INFORMATION**

| Orderable Device | Status <sup>(1)</sup> | Package<br>Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan <sup>(2)</sup>    | Lead/Ball Finish | MSL Peak Temp <sup>(3)</sup> |
|------------------|-----------------------|-----------------|--------------------|------|----------------|----------------------------|------------------|------------------------------|
| SN75ALS164DW     | OBSOLETE              | SOIC            | DW                 | 24   |                | TBD                        | Call TI          | Call TI                      |
| SN75ALS164DWR    | ACTIVE                | SOIC            | DW                 | 24   | 2000           | Green (RoHS &<br>no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN75ALS164DWRE4  | ACTIVE                | SOIC            | DW                 | 24   | 2000           | Green (RoHS &<br>no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN75ALS164DWRG4  | ACTIVE                | SOIC            | DW                 | 24   | 2000           | Green (RoHS &<br>no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN75ALS164N      | OBSOLETE              | PDIP            | Ν                  | 22   |                | TBD                        | Call TI          | Call TI                      |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TEXAS INSTRUMENTS www.ti.com

## TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal |      |                    |    |      |                          |                          |         |         |         |            |           |                  |
|-----------------------------|------|--------------------|----|------|--------------------------|--------------------------|---------|---------|---------|------------|-----------|------------------|
| Device                      |      | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
| SN75ALS164DWR               | SOIC | DW                 | 24 | 2000 | 330.0                    | 24.4                     | 10.75   | 15.7    | 2.7     | 12.0       | 24.0      | Q1               |



# PACKAGE MATERIALS INFORMATION

11-Mar-2008



\*All dimensions are nominal

| Device        | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN75ALS164DWR | SOIC         | DW              | 24   | 2000 | 346.0       | 346.0      | 41.0        |

DW (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products                    |                        | Applications       |                           |
|-----------------------------|------------------------|--------------------|---------------------------|
| Amplifiers                  | amplifier.ti.com       | Audio              | www.ti.com/audio          |
| Data Converters             | dataconverter.ti.com   | Automotive         | www.ti.com/automotive     |
| DSP                         | dsp.ti.com             | Broadband          | www.ti.com/broadband      |
| Clocks and Timers           | www.ti.com/clocks      | Digital Control    | www.ti.com/digitalcontrol |
| Interface                   | interface.ti.com       | Medical            | www.ti.com/medical        |
| Logic                       | logic.ti.com           | Military           | www.ti.com/military       |
| Power Mgmt                  | power.ti.com           | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers            | microcontroller.ti.com | Security           | www.ti.com/security       |
| RFID                        | www.ti-rfid.com        | Telephony          | www.ti.com/telephony      |
| RF/IF and ZigBee® Solutions | www.ti.com/lprf        | Video & Imaging    | www.ti.com/video          |
|                             |                        | Wireless           | www.ti.com/wireless       |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated